11/13/03 SHEET 1 OF 1

ATTY, DOCKET NO. APPLICATION NO. U.S. DEPARTMENT OF COMMERCE FORM PTO-1449 PATENT AND TRADEMARK OFFICE MICRON.271A Hakaowa INFORMATION DISCLOSURE STATEMENT BY APPLICANT **APPLICANT** Smith, et al. (USE SEVERAL SHEETS IF NECESSARY) **GROUP** FILING DATE Upknown Herewith **U.S. PATENT DOCUMENTS** CLASS SUBCLASS FILING DATE DOCUMENT NUMBER DATE NAME **EXAMINER** (IF APPROPRIATE) INITIAL **FOREIGN PATENT DOCUMENTS** CLASS SUBCLASS **TRANSLATION** DOCUMENT NUMBER DATE COUNTRY **EXAMINER** INITIAL YES NO **EXAMINER** OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.) INITIAL Yanagisawa, et al.: TRENCH TRANSISTOR CELL WITH SELF-ALIGNED CONTACT (TSAC) FOR MEGABIT MOS DRAM; 1st LSI Division, NEC Corporation; 1120 Shimokuzawa, Sagamihara, Kanagawa 229, Japan; Pages 132-135. Landgraf, et al.; SCALABLE HIGH VOLTAGE TRENCHGATE TRANSISTOR FOR FLASH; University of Regensburg, Conference: ESSDERC 2000; 93040 Regensburg, Germany; Pages 380-383. Hieda, et al.; SUB-HALF-MICROMETER CONCAVE MOSFET WITH DOUBLE LDD STRUCTURE; IEEE Transactions on Election Devices, Vol. 39, No. 3, March, 1992, Pages 671-676. Sakao, et al. A STRAIGHT-LINE TRENCH ISOLATION AND TRENCH-GATE TRANSISTOR (SLIT) CELL FOR GIGA-BIT DRAMS; ULSI Device Development Laboratories, NEC Corporation; 1120, Shimokuzawa, Sagamiliara, Kanagawa 229, Japan; Pages 19 and 20. & No MONTh cited. H:\DOCS\KJL\KJL-2486.DOC/mng 111303

*EXAMINER: INITIAL IF CITATION CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP 609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED, INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.